Alexander Heldt
|
68f6d98f1f
|
Add README
|
2025-01-01 12:50:22 +01:00 |
|
Alexander Heldt
|
4600e8e838
|
Disable FLASH wait states
As it blocks the mc from reaching a ready state for unknown reason(s)
|
2025-01-01 12:50:22 +01:00 |
|
Alexander Heldt
|
1ae81edf57
|
Add ability to debug clock with MCO1
|
2025-01-01 12:49:31 +01:00 |
|
Alexander Heldt
|
55ee09eab8
|
Use USART2
|
2025-01-01 12:49:18 +01:00 |
|
Alexander Heldt
|
95455a7161
|
Add usart.{h, c}
|
2025-01-01 12:49:04 +01:00 |
|
Alexander Heldt
|
992b3c5b97
|
Add gpio_set_af to set alternative function of a pin
|
2025-01-01 12:47:01 +01:00 |
|
Alexander Heldt
|
3f95f00852
|
Add PORT macro
And use it in the `PIN` macro
|
2025-01-01 12:46:44 +01:00 |
|
Alexander Heldt
|
2a1e3a41da
|
Fix gpio_set_mode masking
|
2025-01-01 12:46:31 +01:00 |
|
Alexander Heldt
|
152a9ad8a7
|
Remove BIT macro
|
2025-01-01 12:46:01 +01:00 |
|
Alexander Heldt
|
980b9a2d9b
|
GPIO alternative function registers are 32bit each, not 64bit
|
2025-01-01 12:44:28 +01:00 |
|
Alexander Heldt
|
3aad7271a1
|
Use RCC_CFGR_SW helper function to set software clock
|
2025-01-01 12:44:10 +01:00 |
|
Alexander Heldt
|
11f469564f
|
Turn off HSI earlier
|
2025-01-01 12:43:48 +01:00 |
|
Alexander Heldt
|
916d7d9620
|
Set correct PLL N for 96MHz
|
2025-01-01 12:43:43 +01:00 |
|
Alexander Heldt
|
a63527a997
|
Correctly check PLL readiness
|
2025-01-01 12:43:19 +01:00 |
|
Alexander Heldt
|
a1c43ad21c
|
TIM4 runs at 96MHz, not 48MHz
|
2025-01-01 12:42:46 +01:00 |
|
Alexander Heldt
|
8f3285072b
|
Generalise naming of TIMx_ENABLE
|
2025-01-01 12:42:26 +01:00 |
|
Alexander Heldt
|
908cfda5b3
|
Add stm32cubemx in dev shell
|
2024-12-30 11:39:53 +01:00 |
|